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Abstract 
NULL Conventional Logic (NCL) is a Delay-Insensitive (DI) clockless paradigm and is suitable for implementing 
asynchronous circuits. Efficient methods of analysis are required to specify and verify such DI systems. Based on 
Delay Insensitive sequential Process (DISP) specification, this paper demonstrates the application of formal methods 
by applying Process Analysis Toolkit (PAT) to model and verify the behavior of NCL circuits. A few useful 
constructs are successfully modeled and verified by using PAT. The flexibility and simplicity of the coding, 
simulation and verification shows that PAT is effective and applicable for NCL circuit design and verification. 
© 2011 Published by Elsevier Ltd. Selection and/or peer-review under responsibility of [CEIS 2011] 
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1. Introduction 
NULL Conventional Logic (NCL) [1] is a clockless methodology for digital design and it can 
conveniently describe the behavior of asynchronous circuits. A significant feature of NCL circuits is 
Delay-Insensitive (DI), which is a property of performing complete function independent of wire delays. 
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The signal value is directly used for representing the data arrival, and it monotonically transits between 
‘complete data’ and ‘all NULL (no data)’. Threshold gates are the basic logic gates of NCL as shown in 
Fig. 1. There are N input terminals with M thresholds and thus it can be called an M-of-N (M, N≥1, and 
M≤N) threshold gate. The output result can be generated only if all the inputs are asserted DATA, while 
the output will not transit from DATA to NULL until all inputs have transited from DATA to NULL. 
Many language based approaches have already been proposed for specification and analysis of 
asynchronous circuit synthesis. In [2], several basic Delay Insensitive Sequential Process (DISP) [3] 
constructs have been successfully mapped to NCL and that shows a step towards an alternative synthesis 
path for NCL circuits. However, such DISP constructs cannot be directly used for formal verification. 
Communicating Sequential Programs (CSP#) [4] is a programming notation and can be used for modeling 
and verifying the behavior of a variety of concurrent systems in a formal way. This paper attempts to map 
fundamental NCL circuits to CSP# constructs which enhances the use of the Process Analysis Toolkit 
(PAT) [5] to model and verify the behavior of NCL circuits through CSP# constructs in a formal way. The 
paper is organized as follows. The next section discusses language synthesis, including DISP and CSP# 
descriptions, as well as the methodology of verification. In Section 3, analysis results of several NCL 
circuit models using PAT are given. We draw our conclusions in the last section. 
2. Language synthesis and verification methodology  
2.1. DISP based synthesis 
Behaviors of NCL circuits are DI that can be expressed by processes in DISP. The concrete syntax of 
DISP is defined as follows: 
     proc :: =  stop | skip | error | burst | select choice end | forever do proc end | proc ; proc  | proc par proc   
choice ::= burst [then proc] [alt choice]      burst ::= siglist/siglist
The entity siglist is a list of signal names. The simplest process is a burst (input/output burst), where all 
signals in the output burst will not happen until all the signals in the input burst are absorbed. The burst
can be straightforwardly translated to the burst behavior of a M-of-N NCL threshold gate. For instance,  
C-element [6] is a kind of M-of-N NCL gates whose threshold number is equivalent to the number of 
input terminals. By using burst construct and an infinite repetition, which is usually represented by 
forever-do-end construct, a 3-of-3 C-element (as seen in Fig. 2) can be mapped easily as: 
C-element3 = forever do a1, a2, a3/c end 
(a1, a2, a3) are inputs signals while c is output signal. Output c will be generated only after a1, a2 and 
a3 become valid. The select-end process delimits a process from a choice, which is restricted to a number 
of guarded processes. Together with infinite repetition, a single select-end process is applied to describe 
the behavior of a 1-of-k (k≥1) NCL gate as seen in Fig. 3.  Its DISP specification is expressed as follows: 
one-of-k = forever do select a1/c alt a2/c alt … alt ak/c end end 
Processes can also be performed either in sequential or in parallel. Fig. 4 shows a block and internal 
diagrams for Sequencer element. The second burst c/d cannot be processed until the first burst a/b is 
completed.  In the following DISP expression, sequential behavior is stated by using a semicolon: 
Sequencer = forever do a/b; c/d end 
The process proc par proc is used to express the parallel composition of two processes.  The behavior 
of a 3-of-3 C-element can be decomposed into two parallel processes like the following expression: 
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C-element3=forever do a1, a2, a3/c end=forever do a1,a2/d end par forever do d,a3/c 
2.2. Mapping between DISP and CSP# 
Though DISP can be applied to specify the NCL asynchronous circuits in a simple manner, as far as 
we are aware, there is a lack of tools for DISP verification. CSP# is a modeling language, which integrates 
high-level modeling operators with low-level procedural codes, for the purpose of efficient mechanical 
system verification [7].  Since most of the CSP# syntax can match with the syntax of DISP, it is feasible 
to convert DISP to CSP#. The target CSP# codes can be conveniently modeled and verified by PAT. In 
general, CSP# expressions can be described as follows:   
P ::= Stop | Skip | e{prog} -> P | P; Q | P [] Q | [b]P | P || Q | P ||| Q |
Table 1. DISP and CSP# expression for basic processes 
Fig. 2. A 3-of-3 C-element.
Fig. 1. An M-of-N NCL threshold gate.
Fig. 3. A 1-of-K NCL threshold gate.
Fig. 5. Fragmented 3-of-3 C-element 
Fig. 4. Internal diagrams for Sequencer element.
Table 3. DISP and CSP# expression for a 2NCL OR gate 
Table 2. DISP and CSP# expression for a 2-to-4-phase 
converter 
Process DISP CSP#
C-element3 
forever do 
a1, a2, a3/c 
end
P1() = a1 ->c ->Skip; 
P2() = a2 ->c ->Skip; 
P3() = a3 ->c ->Skip; 
P4() = P1()||P2()||P3(); 
F() = P4();F(); 
1-of-k NCL 
gate
forever do
select
a1/c alt  
a2/c alt  
…
alt ak/c  
end
end
P1() = a1 -> c -> Skip; 
P2() = a2 -> c -> Skip; 
P3() = a3 -> c -> Skip; 
…
Pk() = ak ->c -> Skip; 
P4()=P1()[]P2()[]…[]Pk(); 
F() = P4();F(); 
Sequencer 
forever do 
a/b; c/d 
end
P1() = a -> b -> Skip; 
P2() = c -> d -> Skip; 
P3() = P1();P2(); 
F() = P3();F(); 
Fragmented 
C-element3 
forever do 
a1,a2/d 
end
par  
forever do 
d,a3/c 
end
P1()=a2->a1->d->Skip; 
P2()=a1->a2->d->Skip; 
P3()=P1()[]P2(); 
P4()=d->a3->f->Skip; 
P5()=a3->d->f->Skip; 
P6()=P4()[]P5(); 
F1()=P3();(F2()[]F1()); 
F2()=P6();(F1()[]F2()); 
system()=F1()||F2(); 
DISP CSP#
forever do
select
A0,B0/Z0
alt
select A1,A0/Z1  
alt B1,B0/Z1  
alt A1,B0/Z1  
alt B1,A0/Z1  
alt A1,B1/Z1  
end
end
end
P1()=A0->Z1->Skip; 
P2()=B0->Z1->Skip; 
P3()=A1->Z1->Skip; 
P4()=B1->Z1->Skip; 
P5()=A0->Z0->Skip; 
P6()=B0->Z0->Skip; 
z1()=(P3()||P1())[](P4()||P2()) 
[](P3()||P2())[](P4()||P1()) 
[](P3()||P4()); 
z0()=P5()||P6(); 
F() =  (z1()[]z0());F(); 
DISP CSP#
forever do 
(a/c ; d/c ;);(d/c; d/b) 
end
=forever do 
a/c;d/c;d/b
end
P1() = a -> c -> Skip; 
P2() = d -> c -> Skip; 
P3() = d -> b -> Skip; 
P4()= P1();P2();P3(); 
F() = P4();F(); 
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Fig. 6.  Internal diagram for a  2-to-4-Phase 
Fig. 8. Internal diagram for a 2NCL OR gate
Fig. 9. Transition graph for a 2NCL OR gate
P and Q are processes. e is an event name (e.g. e1 and e2) and the sequential program prog is optional.  
b states a Boolean expression. Stop is a deadlock process that does absolutely nothing. Compared to Stop, 
Skip processes a special terminating event first, and then behaves exactly the same as Stop. Event 
prefixing e->P performs event e first and then behaves as process P. The sequential composition in DISP 
is the same as that in CSP#: the process (P; Q) starts P first and Q starts only when P has been terminated.  
A general choice can be stated by []. For instance, P [] Q describes either P or Q may be processed. The 
symbol || is used to denote parallel composition in an interleaving fashion with the possibility of 
synchronization via common events. In a guarded process [b]P, P will not be executed until condition b is 
satisfied. Recursion in CSP# can be expressed by process referencing. The following process gives a 
simple example of mutual recursion.  As seen in Table 1, behaviors of NCL described in the previous 
section can be conveniently translated to CSP# using recursion construct as follows: 
P() = e1 -> Q()         Q() = e2 -> P()         System() = P() || Q()
2.3. Verification 
Assertion-based verification is a methodology that has been dormant for many years and is now 
widely applied in hardware domain for detecting bugs in an earlier design stage. Besides plenty of 
modeling features, a number of useful assertions are supported in PAT (see [5] for details). In PAT, given 
P() as a process, the basic assertions defined in PAT are described as follows: #assert P() deadlock-free:
performs Depth-First-Search or Breath-First-Search algorithm to detect the state with no further move 
except for successfully terminated states. #assert P() divergence-free: checks if there is a process 
performing transitions forever without useful events. #assert P() deterministic: asks if there is no two out-
going transitions pointing to different states but with same events. #assert P() nonterminating: Depth-
First-Search or Breath-First-Search algorithm is applied to detect the state with no further move, including 
successfully terminated states. 
3. Case studies 
A 2-to-4-Phase Converter is a device that converts electric power provided as 2 phases to 4 phases. It 
has two input terminals and two output terminals as shown in Fig. 6.  Input a and output b alternate 
together form a passive handshake channel, while input d and output c together form an active handshake 
channel.  It is not demanding to understand that a 2-to-4-phase converter contains two basic elements. 
The first is a 1-of-2 NCL gate, which gives the constraint that a and d are mutually exclusive. The other 
element can be described by a sequential composition as d/c;d/b, and it is named Toggle in [8]. The DISP 
and CSP# description of a 2-to-4-phase converter can be found in Table 2. Recursion in this CSP# is 
achieved through processes referencing flexibly. 
Fig. 7.  Transitions graph  
for a 2-to-4-Phase Converter  
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PAT was applied to analyze such a converter model. In Fig. 7, a simulation run for the converter 
expressed as a transition graph is shown. Basic circuit properties were also verified using a modern PC. 
Verification results prove that the converter is deadlock-free, divergence-free, nonterminating and 
deterministic. 
2NCL has only one DATA value and a path that can be either asserted DATA or NULL. To form a 
binary variable that mutually exclusively expresses the meaning of TRUE and FALSE, there must be two 
signal paths: one signal path meaning TRUE and one signal path meaning FALSE [6]. It is illegal that 
both signal paths are asserted DATA. A 2NCL combinational expression is different from the 
conventional Boolean equations. Since two signal paths are required to express TRUE and FALSE, there 
must be more than or equal to 2 output terminals. Not only desired data function should be expressed, but 
also NULL function. Fig. 8 shows a 2NCL OR gate and its combinational expression is: 
Z1=A1A0+B1B0+A1B0+B1A0+A1B1  Z0=A0B0 
According to this combinational expression, the behavior of 2NCL OR gate can be mapped to DISP 
and CSP# easily (as shown in Table 3). Fig. 9 shows its transition graph. The verification results prove 
the correctness of the construct. 
4. Conclusion 
We have shown that our formal models developed for fundamental NCL circuits can be simulated and 
verified using PAT. All these inspire us to keep working on this direction to verify more complex formal 
models of NCL circuits. However, the formal models of NCL circuits presented in this paper are rather 
simple. We also aim at developing more significant formal models of NCL circuits, e.g. complex 
combinational circuits (a binary ALU, functional unit) and some structures of NCL asynchronous pipeline 
circuits. 
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